SRAM Chip Sync Quad 3.3V 4M-Bit 128K x 36 4ns 100-Pin TQFP

The CY7C1347G is a 3.3 V, 128 K × 36 synchronous pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic. CY7C1347G I/O pins can operate at either the 2.5 V or the 3.3 V level. The I/O pins are 3.3 V tolerant when VDDQ = 2.5 V. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250 MHz device).

• Fully registered inputs and outputs for pipelined operation
• 128 K × 36 common I/O architecture
• 3.3 V core power supply (VDD)
• 2.5- / 3.3-V I/O power supply (VDDQ)
• Fast clock to output times: 2.6 ns (for 250 MHz device)
• User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self timed writes
• Asynchronous output enable
• Offered in Pb-free 100-pin TQFP, Pb-free 119-ball BGA package
• “ZZ” sleep mode option and stop clock option
• Available in commercial and industrial temperature range