PLL Clock Generator Single 1MHz to 1000MHz 48-Pin WQFN T/R

The LMK03318 is an ultra-low-noise PLLatinum clock generator with one fractional-N frequency synthesizer with integrated VCO, flexible clock distribution/fanout, and pin-selectable configuration states stored in on-chip EEPROM. The device can generate multiple clocks for various multi-gigabit serial interfaces and digital devices, thus reducing BOM cost and board area and improving reliability by replacing multiple oscillators and clock distribution devices. The ultra-low jitter reduces bit-error rate (BER) in high-speed serial links.For the PLL, a differential/single-ended clock or crystal input can be selected as its reference clock. The selected reference input can be used to lock the VCO frequency at an integer or fractional multiple of the reference input frequency. The VCO frequency can be tuned between 4.8 GHz and 5.4 GHz. The PLL offers the flexibility to select a predefined or user-defined loop bandwidth, depending on the needs of the application. The PLL has a post-divider that can be selected between divide-by 2, 3, 4, 5, 6, 7 or 8.All the output channels can select the divided-down VCO clock from the PLL as the source for the output divider to set the final output frequency. Some output channels can also independently select the reference input for the PLL as an alternative source to be bypassed to the corresponding output buffers. The 8-bit output dividers support a divide range of 1 to 256 (even or odd), output frequencies up to 1 GHz, and output phase synchronization capability.All output pairs are ground-referenced CML drivers with programmable swing that can be interfaced to LVDS, LVPECL or CML receivers with AC coupling. All output pairs can also be independently configured as HCSL outputs or 2 × 1.8-V LVCMOS outputs. The outputs offer lower power at 1.8 V, higher performance and power supply noise immunity, and lower EMI compared to voltage-referenced driver designs (such as traditional LVDS and LVPECL drivers). Two additional 3.3-V LVCMOS outputs can be obtained via the STATUS pins. This is an optional feature in case of a need for 3.3-V LVCMOS outputs and device status signals are not needed.

• Ultra-Low Noise, High Performance
  • Jitter: 100-fs RMS Typical, FOUT > 100 MHz
  • PSRR: –70 dBc, Robust Supply Noise Immunity
• Flexible Device Options
  • Up to 8 AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS Outputs or Any Combination
  • Pin Mode, I²C Mode, EEPROM Mode
  • 71-Pin Selectable Pre-programmed Default Start-up Options
• Dual Inputs with Automatic or Manual Selection
  • Crystal Input: 10 to 52 MHz
  • External Input: 1 to 300 MHz
• Frequency Margining Options
  • Fine frequency Margining Using Low-Cost Pullable Crystal Reference
  • Glitchless Coarse Frequency Margining (%) Using Output Dividers
• Other Features
  • Supply: 3.3 V Core, 1.8 V, 2.5 V, or 3.3 V Output Supply
  • Industrial Temperature Range (–40°C to 85°C)