Товарно-сырьевая торговая площадка

SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 7.5ns 100-Pin TQFP T/R

The IS64LF25636 are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS64LF25636 are organized as 262,144 words by 36 bits. Fabricated with advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input. Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be one to four bytes wide as controlled by the write control inputs. Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable (BWE\) input combined with one or more individual byte write signals (BWx\). In addition, Global Write (GW\) is available for writing all bytes at one time, regardless of the byte write controls. Bursts can be initiated with either ADSP\ (Address Status Processor) or ADSC\\ (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the ADV\ (burst address advance) input pin. The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.
  • Internal self-timed write cycle
  • Individual Byte Write Control and Global Write
  • Clock controlled, registered address, data and control
  • Burst sequence control using MODE input
  • Three chip enable option for simple depth expansion and address pipelining
  • Common data inputs and data outputs
  • Auto Power-down during deselect
  • Single cycle deselect
  • Snooze MODE for reduced-power standby
  • JTAG Boundary Scan for PBGA package
  • Power Supply Vdd 3.3V + 5%, Vddq 3.3V/2.5V + 5%
  • JEDEC 100-Pin TQFP, 119-pin PBGA, and 165- pin PBGA packages
  • Lead-free available
  • Automotive temperature available.

Характеристики

Бренд ISSI
Datasheet PDF
Timing Type Synchronous
Number Of Words 256 kWords
Density 9 Mbit
Рабочая температура -40 to 125 °C
Pin Count 100
Number Of Ports 1
Mounting Surface Mount
Address B 18 Bit
Number Of 36 Bit
Number Of 36 Bit
Maximum O 225 mA
Описание продукта 14 x 20 x 1.4 mm
Maximum R 7.5 ns
Supplier TQFP
Typical O 3.3000 V
ECCN 3A991
Schedule B 8542320040
HTSN 8542320041
Страна происхождения Taiwan
Maximum C 117 MHz
Architecture Flow-Through
Lead Finish Matte Tin
Max Proce 260 °C
Msl Level 3
SKU: IS64LF25636A-7.5TQLA3-TR