Товарно-сырьевая торговая площадка

WPCS 2.1.7
Регистрация
Создать позицию

MCU 16-bit ST10 CISC/RISC ROMLess 3.3V 100-Pin TQFP T/R, ST10R272LT1/TR, STMicroelectronics

ST10R272L architecture combines the advantages of both RISC and CISC processors with an advanced peripheral subsystem. The following block diagram overviews the different on-chip components and the internal bus structure.

  • High Performance 16-bit CPU CPU Frequency: 0 to 50 MHz 40ns instruction cycle time at 50-MHz CPU clock Multiply-Accumulate unit (MAC) 4-stage pipeline Register-based design with multiple variable register banks Enhanced boolean bit manipulation facilities Additional instructions to support HLL and operating systems Single-cycle context switching support 1024 bytes on-Chip special function register area
  • Memory Organisation 1KByte on-chip RAM Up to 16 MBytes linear address space for code and data (1 MByte with SSP used)
  • External Memory Interface Programmable external bus characteristics for different address ranges 8-bit or 16-bit external data bus Multiplexed or demultiplexed external address/data buses Five programmable chip-select signals Hold and hold-acknowledge bus arbitration support
  • One Channel PWM Unit Fail Safe Protection Programmable watchdog timer Oscillator Watchdog
  • Interrupt 8-channel interrupt-driven single-cycle data transfer facilities via peripheral event controller (PEC) 16-priority-level interrupt system with 17 sources, sample-rate down to 40 ns
  • Timers Two multi-functional general purpose timer units with 5 timers Clock Generation via on-chip PLL, or via direct or prescaled clock input
  • Serial Channels Synchronous/asynchronous High-speed-synchronous serial port SSP
  • Up to 77 general purpose I/O lines
  • No bootstrap loader
  • Electrical Characteristics 5V Tolerant I/Os 5V Fail-Safe Inputs (Port 5) Power: 3.3 Volt +/-0.3V Idle and power down modes
  • Support C-compilers, macro-assembler packages, emulators, evaluation boards, HLL-debuggers, simulators, logic analyser disassemblers, programming boards
  • Package 100-Pin Thin Quad Flat Pack (TQFP)

    • Характеристики

    Schedule_b

    8542310000
    Operating_supply_voltage

    3.3 V
    Operating_temperature

    0 to 70 °C
    Pin_count

    100
    Product_dimensions

    14 x 14 x 1.4 mm
    Ram_size

    1 KB
    Specifications

    http://www.st.com/web/en/resource/technical/document/datasheet/CD00002015.pdf
    Supplier_package

    TQFP
    Max_speed

    50 MHz
    Number_of_timers

    5
    Бренд

    Instruction_set_architecture

    CISC, RISC
    Data_bus_width

    16 Bit
    Eccn

    3A991.A.2
    Htsn

    8542310001
    Тип интерфейса

    USART
    Number_of_programmable_i_os

    77
    Lead_finish

    Matte Tin
    Max_expanded_memory_size

    16 MB
    Max_operating_supply_voltage

    3.6 V
    Max_power_dissipation

    1000 mW
    Max_processing_temp

    250
    Min_operating_supply_voltage

    3 V
    Mounting

    Surface Mount
    Msl_level

    3
    Артикул: ST10R272LT1/TR

    Описание

    ST10R272L architecture combines the advantages of both RISC and CISC processors with an advanced peripheral subsystem. The following block diagram overviews the different on-chip components and the internal bus structure.

  • High Performance 16-bit CPU CPU Frequency: 0 to 50 MHz 40ns instruction cycle time at 50-MHz CPU clock Multiply-Accumulate unit (MAC) 4-stage pipeline Register-based design with multiple variable register banks Enhanced boolean bit manipulation facilities Additional instructions to support HLL and operating systems Single-cycle context switching support 1024 bytes on-Chip special function register area
  • Memory Organisation 1KByte on-chip RAM Up to 16 MBytes linear address space for code and data (1 MByte with SSP used)
  • External Memory Interface Programmable external bus characteristics for different address ranges 8-bit or 16-bit external data bus Multiplexed or demultiplexed external address/data buses Five programmable chip-select signals Hold and hold-acknowledge bus arbitration support
  • One Channel PWM Unit Fail Safe Protection Programmable watchdog timer Oscillator Watchdog
  • Interrupt 8-channel interrupt-driven single-cycle data transfer facilities via peripheral event controller (PEC) 16-priority-level interrupt system with 17 sources, sample-rate down to 40 ns
  • Timers Two multi-functional general purpose timer units with 5 timers Clock Generation via on-chip PLL, or via direct or prescaled clock input
  • Serial Channels Synchronous/asynchronous High-speed-synchronous serial port SSP
  • Up to 77 general purpose I/O lines
  • No bootstrap loader
  • Electrical Characteristics 5V Tolerant I/Os 5V Fail-Safe Inputs (Port 5) Power: 3.3 Volt +/-0.3V Idle and power down modes
  • Support C-compilers, macro-assembler packages, emulators, evaluation boards, HLL-debuggers, simulators, logic analyser disassemblers, programming boards
  • Package 100-Pin Thin Quad Flat Pack (TQFP)

    • Детали

    Schedule_b

    8542310000
    Operating_supply_voltage

    3.3 V
    Operating_temperature

    0 to 70 °C
    Pin_count

    100
    Product_dimensions

    14 x 14 x 1.4 mm
    Ram_size

    1 KB
    Specifications

    http://www.st.com/web/en/resource/technical/document/datasheet/CD00002015.pdf
    Supplier_package

    TQFP
    Max_speed

    50 MHz
    Number_of_timers

    5
    Бренд

    Instruction_set_architecture

    CISC, RISC
    Data_bus_width

    16 Bit
    Eccn

    3A991.A.2
    Htsn

    8542310001
    Тип интерфейса

    USART
    Number_of_programmable_i_os

    77
    Lead_finish

    Matte Tin
    Max_expanded_memory_size

    16 MB
    Max_operating_supply_voltage

    3.6 V
    Max_power_dissipation

    1000 mW
    Max_processing_temp

    250
    Min_operating_supply_voltage

    3 V
    Mounting

    Surface Mount
    Msl_level

    3

    Похожие товары